



Synchronization Issues of TMR Crossing Multiple Clock Domains



Yubo Li

PhD Student

Dr. Brent Nelson

Professor

Dr. Mike Wirthlin


Professor

Brigham Young University



Virginia Tech


VIRGINIA POLYTECHNIC INSTITUTE
AND STATE UNIVERSITY



Introduction

- TMR suffers from 3 issues when crossing clock domains
 1. Meta-stability causes problems when asynchronously sampling
 2. Sampling uncertainty is inevitable when sampling asynchronous signals
 3. SEUs exacerbate the effect of sampling uncertainty resulting in lower reliability

Issue #1: Meta-stability



$$\text{Resolution time } T_r = T_{\text{clk_receiver}} - T_{\text{pd}}$$

$$MTBF = \frac{e^{K_2 T_r}}{K_1 F_s F_r}$$

Example:


$$K_1=0.1\text{ns}, K_2=24.3/\text{ns} \text{ (Xilinx Virtex 4)}, \\ F_s=100\text{MHz}, F_r=333\text{MHz}, T_{\text{pd}}=0.5\text{ns}$$

$$MTBF = 2.3 \times 10^{12} \text{ years}$$

Reference: Peter Alfke, "Metastable delay in Virtex FPGAs", tech. report, Xilinx, 2008

Issue #2: Sampling Uncertainty

- Sampling uncertainty is inevitable when sampling asynchronous signals
 - Even with balanced delays on the 3 interconnect legs, signals arrive in receiver's domain on different cycles



$$\# \text{ disagreements/sec} = \frac{d_{\max} - d_{\min}}{i} \times F_s \times F_r$$


Example:

$$d_{\max} - d_{\min} = 400\text{ps}, i=1, \\ F_s = 100\text{MHz}, F_r = 30\text{MHz}$$


$$\# \text{ disagreements} = 1.2 \times 10^6/\text{sec}$$

Issue #3: SEUs


- SEUs + sampling uncertainty \Leftrightarrow TMR failure




Typical Synchronizers (1/2)




Synchronizer 1



Typical Synchronizers (2/2)





Synchronizer 2




Mitigation Solutions (1/2)

This is just a
6-LUT + flip flop.

Solution 1





Need 3 copies




Mitigation Solutions (2/2)

Solution 2



Reliability Comparison

- Mitigated vs. unmitigated synchronizer designs



Moving Forward

- Move to more complex architectures
 - Hand-shake protocols
 - Bundled data
 - Asynchronous FIFOs
- Demonstrate reliability improvement of synchronizers using fault injection

Q&A

■ Questions?