Evaluating Partial Reconfiguration for Embedded FPGA Applications

Proc. High-Performance Embedded Computing Workshop (HPEC), MIT Lincoln Lab, Lexington, MA, Sep. 18-20, 2007