Impact of hard macro size on FPGA clock rate and place/route time

Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, pp.1,6, 2-4 Sept. 2013