Run-Time FPGA Partial Reconfiguration for Image Processing Applications

Proc. of Military and Aerospace Programmable Logic Devices Conference (MAPLD), Greenbelt, MD, Aug. 31 - Sep. 3, 2009